Amendment to the Claims:

Applicant selectively amends the claims as follows:

- 1 1. (Currently Amended) An apparatus, comprising:
- 2 a variable speed bus;
- a first unit coupled to the a variable speed bus, the first unit allocated a first portion of
- 4 bandwidth on the variable speed bus;
- a second unit coupled to the variable speed bus, the second unit allocated a second
- 6 portion of bandwidth on the variable speed bus; and
- 7 an arbitration and a bus clock throttling logic control unit to adjust a clock frequency
- 8 associated with the variable speed bus frequency depending on responsive to a change in at least
- 9 one of the first unit's utilization of the first portion of bandwidth on the variable speed bus and
- 10 the second unit's utilization of the second portion of bandwidth on the variable speed bus
- 11 requirements of the first and second-units, the arbitration and bus-clock control unit to monitor
- 12 request rates from the first and second units in order to determine the bandwidth requirements.
 - 1 2. (Original) The apparatus of claim 1, wherein the first unit is a processor unit.
 - 1 3. (Original) The apparatus of claim 1, wherein the second unit is a video processor unit.
 - 4. (Original) The apparatus of claim 1, wherein the first unit is a hard disk drive controller unit.
 - 5. (Original) The apparatus of claim 1, wherein the second unit is an isochronous data transfer
- 2 unit.
- 1 6. (Canceled).

Application No. 10/810,026 Atty, Docket No. P18957

- 1 7. (Currently Amended) The apparatus of claim 65, wherein the isochronous data transfer unit
- 2 is a 1394 controller unit.
- 8. (Currently Amended) The apparatus of claim 65, wherein the isochronous data transfer unit
- 2 is a USB controller unit.
- 1 9. (Canceled).
- 1 10. (Currently Amended) A system, comprising:
- 2 a-variable-speed-bus;
- a device coupled to the a variable speed bus, the device allocated a portion of bandwidth
- 4 on the variable speed bus including a bus interface logic unit; and
- 5 an arbitration and bus a clock throttling logic control unit to adjust the a clock frequency
- 6 associated with of a the variable speed bus depending on responsive to bandwidth requirements
- 7 of the device coupled to the variable speed bus, the arbitration and bus clock control unit to
- 8 monitor a request rate from a change in the device's utilization of the allocated portion of
- 9 <u>bandwidth on compled-to</u> the variable speed bus in order-to determine the bandwidth
- 10 requirements.
- 1 11. (Currently Amended) The system of claim 10, further comprising:
- 2 the an arbitration and bus control unit to monitor the device's utilization of the allocated
- 3 portion of bandwidth and instruct the clock throttling logic to adjust the clock frequency
- 4 associated with the variable speed bus based on the change in the device's utilization of the
- 5 allocated portion of bandwidth on the variable speed bus communicate bus frequency
- 6 information to the bus interface logic unit.

- 1 12. (Original) The system of claim 10, wherein the device coupled to the variable speed bus is a
- 2 processor.
- 1 13. (Original) The system of claim 10, wherein the device coupled to the variable speed bus is a
- 2 video processor.
- 1 14. (Original) The system of claim 10, wherein the device coupled to the variable speed bus is a
- 2 hard disk drive controller.
- 1 15. (Original) The system of claim 10, wherein the device coupled to the variable speed bus is
- 2 an isochronous data transfer controller.
- 1 16. (Canceled).
- 1 17. (Currently Amended) The system of claim 4615, wherein the isochronous data transfer
- 2 controller is a 1394 controller.
- 1 18. (Currently Amended) The system of claim 1615, wherein the isochronous data transfer
- 2 controller is a USB controller.
- 1 19-20. (Canceled).
- 1 21. (New) The apparatus of claim 1, further comprising:
- 2 an arbitration and bus clock throttling unit to monitor the first and the second unit's
- 3 utilization of respective first and second allocated bandwidths on the variable speed bus and
- 4 instruct the clock throttling logic to adjust the clock frequency associated with the variable speed
- 5 bus based on the change in at least one of the first unit's utilization of the first portion of

Application No. 10/810,026 Atty. Docket No. P18957 Examiner Ray Art Unit 2111

- 6 bandwidth on the variable speed bus and the second unit's utilization of the second portion of
- 7 bandwidth on the variable speed bus.
- 8 22 (New) The apparatus of claim 21, wherein the arbitration and bus clock control unit
- 9 monitors the first and the second unit's utilization of respective first and second allocated
- bandwidths on the variable speed bus based on arbitration slots sustained by the first and the
- second unit over a given time to include a recognition interval.
- 1 23. (New) The apparatus of claim 21, wherein the variable speed bus, the first unit, the second
- 2 unit, the clock throttling logic and the arbitration and clock control unit are located on a single
- 3 semiconductor die.
- 1 24 (New) The apparatus of claim 11, wherein the arbitration and bus clock control unit
- 2 monitors the device's utilization of the allocated portion of bandwidth based on arbitration slots
- 3 sustained by the device over a given time to include a recognition interval.